Variation in the "on" resistance of a MOS sampling switch can introduce distortion into the front end of a switched-capacitorjfilter or analog-to-digital converte,: We review three methods commonly used to linearize the resistance of a MOS switch and propose a new technique that addresses their limitations. A practical inethodfor implementation is also suggested.
I. Introduction
Variation in the "on" resistance, R,,, of a MOS sampling switch can introduce distortion into the front-end of a switched-capacitor filter or analog-to-digital converter. This variation can be easily seen by considering the simple sample-and-hold circuit depicted in Figure 1 .
The circuit is comprised of an NMOS device, MI, and a sampling capacitor, CA. The gate of M I is driven between Gild and Vdd If squarelaw behavior in MI is assumed, and V , is small, R,, can be written as Thus, during the conduction phase, when the gate voltage, 'DS, is held at the supply voltage, R,, will be a function of the input signal level, V,,, in two manners. First, Vg, is equal to Vdd -v,,. Second, the threshold voltage, V,, is dependent on V,, through the source-bulk voltage, V,b:
First-order variations in V, can be eliminated if the source and body of M I are tied together. However, this is only possible if device M I is implemented in its own separate well. Even so, shorting the body and source may not be desirable due to the large parasitic capacitance associated with that well. In applications that demand high-speed sampling, parasitic capacitances should be minimized whenever possible.
A typical design practice is simply to size device MI large enough such that at extreme ranges of the input signal, vi,, the value of R,, remains acceptably small. Thef-3dB bandwidth of the sampling circuit in Figure 1 is
Figure 1
Simple MOS sample-and-hold. charge injection errors and clock driver loading increase commensurately with larger switches.
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Given constraints on parasitic capacitance and charge injection, it can be difficult to guarantee a sufficiently low value for Ron over an entire input signal range simply by using large device sizes. This difficulty is compounded by the fact that although the supply voltage may shrink with technology, the input signal range should remain relatively constant in order to prevent a loss in dynamic range.
Brute force voltage boosting can be used to reduce the value of R,, for a given device size. With voltage boosting, a specialized switch driver pumps the gate voltage of M I beyond the supply voltage. A typical voltage doubler such as that described in [l] is used to drive the gate of M I between Gnd and 2V,, -V,. Under such conditions, it follows from (1) that R,, of M I will be reduced commensurately.
However, device reliability becomes a concern as the gate voltage is driven beyond Vdd In many cases, destructive breakdown mechanisms are greatly accelerated when the voltage across the gate oxide exceeds V, , by some small margin [2] .
It would be preferable if a switch's "on" resistanqe could be decoupled from the signal that it must pass. Then, once the MOS device has been sized to have an adequately low "on" resistance at the midpoint of the input signal excursion, additional circuitry would guarantee that R,, remains relatively constant over some specified range of the input signal. In the following sections of this paper, three common methods that accomplish this goal are reviewed and their limitations are discussed. In Section V, we propose a new technique that addresses shortcomings in these existing methods, and we suggest a practical means of implementation.
If the input signal has a bandwidth of fb, it is generally considered sufficient for most low-to medium-resolution applications to size MI such that the minimum -3 dB cutoff frequency is approximately 5x to lox larger than fb However, this rule-of-thumb becomes problematic as the feature size of the technology continues to shrink along with the supply voltage. Since V, does not scale as rapidly as V, , , the resulting gate-source overdrive on MI becomes smaller. Therefore, from (l), it follows that the size of MI must be increased in order to keep Ron at the same previously acceptable small level. At some point, self loading from the capacitance contributed by M I will reduce the -3 dB bandwidth of the circuit by an unacceptable amount. Furthermore,
CMOS Switch
If the sampling switch in Figure 1 is implemented as a transmission gate comprised of n-and p-transistors in parallel, then the switch resistance exhibits improved linearity over the input signal swing range. However, despite improvement in the linearization of R,,, the corresponding nonlinearities in the n-and p-transistors are not matched, and substantial variations in R,, still occur. This variation becomes more extreme if devices M1 and M 2 are chosen to have equal W / L ratios, which is often done to cancel clock feedthrough and, to a lesser extent, switch charge injection.
(a) Brooks switch driver and (b) its timing diagram.
Brooks Switch Driver
The linearity of the sampling switch in Figure 1 can be improved if the gate-source voltage, Vgs, of M1 remains constant when the switch is conducting, despite any variations in the input signal. This can be accomplished by sampling the input voltage when the switch is nonconducting, and then bootstrapping the gate of the switch to vdd + vi, during conduction. A simplified schematic of such a bootstrap driver is illustrated in Figure 3 Figure 4 frequency, f,, the discrepancy between Vi,[n -,U21 and Vi,@] would be maximized. Consequently, this technique is only suitable in cases wherei, cc f,.
IV. Abo Switch Driver
The technique proposed by Abo in [4] is not limited to the same constraints onA,,<<fs as the Brooks switch driver. A simplified diagram of the Abo switch dnver is shown in Figure 4 (a). On the precharge phase, Qp, the gate of M1 is grounded, and the boot capacitor is charged to Vdd. Then on the conduction phase, @,, the gate of the switch transistor, M1, is bootstrapped to vdd + vi,. Thus the "on" resistance of Ml is (a) Abo switch driver and (b) its timing diagram.
Since the input signal is sampled on the conduction phase instead of the precharge phase, this linearization technique is not limited to cases where x,,ccf,. However, the dependence of R,, upon V,, through the threshold voltage persists.
V. Proposed Compensation Technique
The dependence of R,, on the threshold voltage can be removed if the gate of the switch device is bootstrapped to a value that includes the threshold voltage. In other words, with reference to Figure 1 , it is desirable to bootstrap the gate of M1 to vdd + V,, + V,. This can be accomplished using the proposed switch driver illustrated in Figure 5 (a). During the precharge phase, switch M1 is grounded, and the boot capacitor is charged to V& Then, during the conduction phase, the operational amplifier forces node A to be equal to the input voltage, V, , , which implies that the voltage on node B is --
Transistors Ml and M2 are matched, and their source nodes are at the same potential. Therefore, their threshold voltages are nominally equal, notwithstanding the influence of drain-induced barrier lowering. Thus, during conduction when the gate of M1 is bootstrapped to vdd + V,, the "on" resistance of Ml is
In principle, R,, of M1 is now dependent only on technology parameters, the aspect ratio of the device, and a signal-independent bias current, IbiaA. In practice, however, the differing drain-source voltages of M I and Mz wit1 cause their threshold voltages to be slightly unequal, so some small dependence of R,, on the input signal will remain. A relative measure of the improvement in the distortion performance using the proposed technique can be estimated using the test network shown in Figure 6 . A 91-MHz sinusoidal input is applied to four circuits, each with a nominal -3 dB bandwidth of approximately 1 GHz when the input common-mode voltage is 1.6V. The reference circuit is an ideal RC network with R = 10052 and C, = 1500F. The output of this circuit, V, , , , is expected to be free of distortion, within the limits of the simulation environment. The subsequent three circuits are: 1) a transmission gate, 2 ) an NMOS switch with a floating battery charged to V , connected between the input and the gate of the switch, and 3) an NMOS switch with its gate driven by the proposed closedloop controller. Models from Lucent's MBIC 0.25-pm process have been used in these simulations. Since these circuits approximate the sampling -phase of a full sample-and-hold amplifier, any distortion introduced by nonlinearity in these networks is also expected to be present in the outputs of the full sample-and-hold circuits. The Brooks switch driver of Figure 3 is not included because it is assumed to have similar or slightly worse performance than the Abo driver with the primary difference arising from the 112 period delay in sampling vi,, as discussed in Section 111.
V-438
The simulation results shown in Figure 7 indicate that use of the proposed technique reduces in ,less harmonic distortion compared with existing techniques. As simulation check, the benchmark RC network shows no measurable distortion in Figure 7 In actual practice, fully-differential circuit topologies and bottomplate sampling techniques would also be used to reduce the influence of charge-injection and clock feedthrough in any sample-and-hold circuit. Fully-differential operation also results in the cancellation of odd-order harmonics. In principle, these circuit techniques are fully compatible with the proposed switch driver.
In a practical implementation of the proposed switch driver, it is possible to merge the matched sensing transistor, Ms of 
VI. Conclusions
A new method for linearizing the resistance of a MOS sampling switch has been described. The proposed technique desensitizes the value of switch "on" resistance to the input signal that it must pass. It also reduces the influence of switch threshold voltage, which in general is also a function of vi,. Simulation results using Lucent's 0.25-pm MBIC process show that $e new technique can suppress Ron-related harmonic distortion in a sample-and-hold circuit by an additional 3 dB compared with existing methods that do not compensate for the dependence of V, on V,n.
